Abstract-The permanent ionizing and neutron radiation-induced degradation in silicon charge-coupled devices, (CCD's), along with transient upset effects, are reviewed. The operation of a threshold voltage insensitive CCD input technique in a total dose radiation environment is evaluated. CCD structural design rules for decreasing ionizing radiation sensitivity are presented. The increased total ionizing dose tolerance of CCD's fabricated with a radiation hard oxide is described. Liquid nitrogen temperature irradiation effects in CCD's are discussed.
INTRODUCTION
C l-LARGE-COUPLED devices (CCD's) have potentially extensive applications in optical imaging, signal processing, and serial memories. They have small size, low-power consumption, and high reliability. Such characteristics make CCD's attractive for certain space and military missions provided the devices can satisfy the radiation hardness requirements.
The radiation-produced damage in a semiconductor device depends on its relative sensitivity to ionization and bulk displacement effects. Surface-controlled devices (MOS) tend to be limited by the ionization produced, since ionization leads to charge buildup in insulator layers and to an increase in surface state density at the insulator-semiconductor interface. The characteristics of bulk-effect devices are usually degraded by displacement damage, since this damage can significantly decrease carrier concentration, carrier mobility, and carrier lifetime [l] . CCD's are sensitive to both surface and bulk radiation damage effects. They are also very susceptible to transient radiation induced loss of stored information. This paper has been organized in the following manner. First, the basic operating principles of CCD's are presented. Second, the basic radiation induced degradation mechanisms in silicon devices are reviewed. Then the surface, bulk and transient radiation effects in CCD's are discussed. Radiation hardening techniques are presented in the fourth section, and liquid nitrogen temperature radiation effects are described in the fifth section. Finally, the current status of understanding of radiation effects on CCD's is summarized. Manuscript received April 15, 1978; revised August 7, 1978 . The author is with the Naval Research Laboratory, Washington, DC, 20375.
CCD OPERATION
The details of CCD operation have been discussed in a number of papers and books [2] - [5] . Those CCD concepts which are important to the treatment of radiation effects are briefly reviewed here for convenience.
A charge-coupled device consists of an array of closely spaced MOS capacitors which can collect and store minority carrier charge packets in localized potential wells. The charge is transferred from one potential well to the adjacent one by manipulating the voltages applied to the capacitor electrodes. However, the transfer of charge from one CCD potential well to another is not a lossless process. Charge may be trapped in interface states or bulk states. Potential well irregularities may prevent some of the charge from transferring. Improper clocking (wrong phasing or too fast) may limit the amount of charge which is transferred. The fraction of the charge which is successfully transferred from one well to the next is called the transfer efficiency 77. Since the transfer efficiency in a good device is approximately unity, it is often more convenient to deal with the transfer inefficiency E, which is defined by e=l--.
In the first CCD and in many current designs, the signal charge is stored and transported in a region at the semiconductor surface. This type of device is called a surface channel CCD. The transfer efficiency in a surface channel CCD is limited severely by the effects of interface-state trapping unless a constant background or bias charge (fat zero) is maintained in the potential wells to keep the interface states filled so that trapping of the signal charge is minimized. The transfer inefficiency in a state-of-the-art surface-channel device is approximately 1 X 1r4 when measured with a bias charge equal to 20 percent of the signal handling capacity.
In order to avoid these interface-state effects, a buried channel CCD approach is used. A p-n junction is introduced into the semiconductor a short distance below the insulatorsemiconductor interface, and the resulting potential profile keeps the signal charge confined in the semiconductor at some distance from the surface. The signal charge packet does not interact with the interface states, and therefore a bias charge is not required for efficient transfer. However, a small fraction of the signal charge is trapped by bulk states in the silicon leading to a charge transfer inefficiency in the 10m5 range.
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For most applications, the total fraction of the charge which is lost in transfer from input to output is of primary importance. This fraction is, of course, given by the Ne product, where N is the number of transfers involved in going from input to output. Generally an NE product of 0.1 or less is desired for linear applications. Digital applications usually are less restrictive.
Even in the absence of input signal, the CCD potential wells are continuously being filled by thermally generated charge. The resulting output is known as the dark current. Three sources of dark current are interface states at the Si-SiOz boundry, bulk traps in the depletion region of the semiconductor, and bulk traps in the neutral semiconductor within a diffusion length of the surface [4] . The dark current determines the amount of time that a potential well can exist in the device. The dark current is a strong function of temperature, decreasing by a factor of 2 in silicon for every 8°C decrease in temperature [6] . The thermal carrier generation rate is usually expressed in terms of dark current density Jo. Dark current densities in the l-10 nA cmm2 range are observed in state-ofthe-art devices.
An additional parameter of interest is the maximum amount of signal charge that can be stored in the CCD potential well. This quantity is called the full-well capacity and is generally given as the number of electrons (or holes) that can be stored in a well without overflowing into adjacent wells. Typical capacity of a CCD potential well having a gate area of 1 X 10-6cm2 would be 2 X 106 carriers in a surface-channel structure and 6 X lo5 carriers in a buried channel device.
RADIATION EFFECTS IN SEMICONDUCTOR DEVICES
The basic effects of radiation on semiconductor devices have been described by Gregory [l] . The salient features of that review will be briefly outlined here as a background for the discussion of expected radiation effects in CCD's. High-energy radiation deposits energy in semiconductor materials via two mechanisms, atomic collisions and electronic ionization. The relative importance of these two mechanisms depends both on the type of radiation and the nature of the device. Electrons, protons, and gamma rays deposit most of their energy via the ionization process, while fast neutrons deposit up to 50 percent of their energy in atomic displacement damage. MOS devices are more sensitive to ionizing radiation, while the characteristics of bulk-effect devices such as bipolar transistors, are usually degraded by displacement damage.
Numerous studies have shown that ionizing radiation causes failure of MOSFET devices due to two mechanisms: 1) trapped charge buildup in the silicon dioxide layer and 2) an increase in the density of trapping states at the silcon-silicon dioxide interface. Ionizing radiation generates electron-hole pairs in the silicon dioxide. The electrons are swept out of the oxide, but some of the holes are trapped permanently producing a negative threshold voltage shift. The size of the threshold voltage shift varies with the magnitude and polarity of the applied gate bias during irradiation. Positive gate-substrate bias results in a greater threshold voltage shift since the holes are trapped near the silicon surface where they will exert maximum influence on the semiconductor. An increase in interface state density causes a decrease in MOSFET transconductance.
In addition to these permanent degradation mechanisms, ionizing radiation produces electron-hole pairs in the silicon substrate during irradiation. Carriers produced in device depletion regions, or within a diffusion length of these regions, can produce photocurrent at the device terminals. These photocurrents can cause large transients in linear circuits and can cause error in the information stored by logic circuits.
Fast neutron irradiation produces displacement damage in the silicon, which leads to significant decreases in carrier concentration, carrier mobility, and minority carrier lifetime. Decrease in carrier concentration and minority carrier lifetime reduction are the dominant failure mechanisms in most neutron irradiated bulk semiconductor devices. Mobility degradation does not become severe in silicon until neutron fluence exceeds 1 O1 5 neutrons/cm2.
SURFACE DAMAGE EFFECTS
Since CCD's are MOS devices, ionizing radiation causes a buildup of positive charge in the gate oxide and an increase in trapping states at the silicon-silicon dioxide interface. The resulting negative flatband voltage shift causes a change in the CCD operating bias, while the interface state density increase reduces the charge transfer efficiency in surface channel devices and increases the dark current density in both buried and surface-channel structures. Consequently, nonhardened devices are unsuitable for most room-temperature applications requiring a dose tolerance greater than 5 X lo4 rad (Si). The details of these radiation-induced failure mechanisms are presented in the following paragraphs.
Positive Charge Buildup in the Oxide
For a given oxide technology, the smallest flatband voltage shifts are expected for n-buried channel and p-surface channel devices because the gate voltage is negative with respect to the channel potential. The effects of positive space charge buildup in the oxide on CCD operation will be demonstrated using a simple shift register of the type shown in Fig. 1 . The CCD shift register is separated into the following three parts for the purpose of discussing radiation effects: 1) input structure, consisting of the input diode, input gates, and first clock gate; 2) charge transfer section, consisting of the clocked electrodes; 3) output detector-amplifier, consisting of the output gate, reset gates, output diode, reset MOSFET, and source follower MOSFET.
1) Input Structure: The input structure of the shift register is the most radiation sensitive section of the device unless a threshold insensitive input is employed. Input techniques, such as dynamic injection, operate by leaking charge into the CCD potential well over the barrier formed by the input transfer gates, @rant and $rNsM. The quantity of charge injected is input, charge transfer section, and output.
given by [7] 
where VGs is the gate to source voltage and VT is the input gate threshold voltage. /.I is a constant dependent on the device geometry, and T is the time available for filling the potential well. An input of this type is extremely sensitive to small changes in gate to source bias and typically tolerates only lo3 rad (Si) before requiring adjustment. An example of the shift in the CCD transfer curve for the dynamic injection input is shown in Fig. 2 [8]. The negative flatband voltage shift will eventually cause input saturation for n-surface and n-buried channel devices and input cutoff for p-surface and p-buried channel structures. Threshold voltage shifts up to -5 volts have been accommodated by the input structure when the potential equilibration input, a threshold insensitive technique, was employed [7] , [8] . The manner in which the potential equilibration input technique operates is illustrated in Fig. 3 . A potential well is established under the phase 1 and 2 electrodes (Pl andP2). The input diode (ID) is pulsed to cause charge to flow over the barrier established under the input gate (IG). The charge is prevented from blooming down the CCD channel by the barrier under the phase 3 gate (P3). While both transfer gates (Pl and P2) are still high, the diode voltage is returned to the resting level, and the excess charge is drained from under Pl andP.2. The amount of charge retained in the CCD well is proportional to the difference in the channel potential under the Pl-P2 electrodes and the input gate (IG). Hence, to first order, the amount of signal charge injected in the CCD will be threshold insensitive for flatband voltage shifts of equal magnitude under the input and first transfer gates.
The CCD transfer curves generated while using the potential equilibration input technique are shown in Fig. 4. [8] The postirradiation transfers curves coincide with the preirradiation curve in the threshold insensitive region for threshold voltage shifts up to -3.6 volts. The maximum threshold voltage shift which could be accommodated in this particular de- In the case of the n-buried channel device shown in Fig. 3 , a negative flatband voltage shift reduces the barrier under phase 3 (P3) which eventually allows charge to spill down the CCD channel. The magnitude of the threshold voltage shift accommodation could of course be increased by adjusting the input diode low level; this would, however, also reduce the signal handling capacity of the input. While the operation of the potential equilibration input was illustrated using a buried channel device, it should be noted that this technique is also applicable to surface channel structures. Threshold tracking circuits, of course, may be employed to compensate for positive charge buildup in the oxide. However, the successful operation of these circuits on a CCD chip has not been reported.
2) Charge Transfer Section: The charge transfer process in a properly designed charge-coupled device is fairly insensitive to uniform transfer gate flatband voltage shifts. However, gate-togate nonuniformities may distort the potential profile in the CCD channel with increased trapping of the signal charge as a result. Unequal flatband voltage shifts on adjacent gates have also caused a severe loss in CCD signal handling capacity [9] . The difference in flatband voltage shifts between the aluminum and polysilicon gates in a stepped oxide structure is shown in Fig. 5 . The unequal flatband voltage shifts reduced the signal handling capacity after 3 X lo5 rad to 20 percent of the preirradiation value. A cross section of the two-phase stepped oxide shift register along with the pre-and postirradiation channel potential is shown in Fig. 6 .
A negative flatband voltage shift will cause the potential energy profile in the CCD channel to change in both surface and buried channel structures. Eventually, the channel will be driven out of depletion in p-surface and n-buried channel devices. The increase in the reset drain voltage V,, required to operate an n-buried channel after irradiation is shown in Fig. 7 and is approximately equal to the flatband voltage shift [lo] . A few volts of flatband voltage shift accommodation can be obtained in an n-buried channel structure simply by applying a reverse bias to the reset drain voltage T/DD, several volts in excess of the preirradiation value required to deplete the channel. The flatband voltage shift tolerance of a p-surface channel device can be increased by either applying a positive substrate bias or a negative clock offset voltage.
3) Output Section: The CCD output is the least radiation sensitive part of the device. The input and charge transfer sections will usually severely degrade before the output becomes inoperable. The reduced radiation sensitivity of the CCD output can be attributed to the following.
1) The reset MOSFET is used as a switch to reset the gate of the source follower transistor to the reference voltage r/DD. Hence, the reset pulse levels can be set to values which will allow pre-and postirradiation operation.
2) The output MOSFET threshold voltage shift is smaller than the shift on the other CCD gates due to the reduced electric field strength in that oxide. Typical electric field values in the transfer gate and source follower gate oxides are 0.9 X lo6 V/cm and 0.25 X lo6 V/cm, respectively.
3) The source follower output is ac coupled. Hence, small shifts in the dc operating point of the output MOSFET are of little consequence. 4) Since the output transistor is operated as a source follower, the output gain, A", will be relatively insensitive to changes in the transconductance g, for values of g,,,RL 9 1.
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where RL is the source follower load resistor.
Interface-State Density Increas.e
The irradiation produced increase in trapping state density at the silicon-silicon dioxide interface reduces the charge transfer efficiency in surface channel devices and increases the surface component of the dark current density in both surface and buried channel CCD structures. The transfer inefficiency E, aitributable to interface-state trapping is directly propor-tional to the interface-state density. An empirical expression Most of the interface-state trapping in surface channel devices operated with an adequate bias charge takes place at the edges of the gate electrodes. Interface states in those regions are not "covered" by the bias charge because the edges of the potential wells are not vertical. This phenomena is called "edge effect" [4] .
The increase in charge transfer inefficiency due to interfacestate trapping in surface channel devices renders them unsuitable for most applications after lo5 rad (Si). Increasing the amount of bias charge does not appreciably improve the transfer efficiency. Surface-state trapping effects do not occur in a buried channel since the charge packet is transferred in the bulk silicon rather than at the silicon-silicon dioxide interface. The transfer inefficiency as a function of dose for surface and buried channel devices is compared in Fig. 8 [6] . The small degradation of the transfer efficiency observed in the buried channel device after large doses is probably due to gamma in- The linear relation between the interface-state density increase and the dark current increase is illustrated in Fig. 9 [lo] .
The thermally generated charge in a CCD limits the length of time a signal charge can be stored in the device. Dark cur- 11  I  I  I  I  0  1  2  3  4  5 rent densities of 1000 nA/cm2 have been measured at 106 rad RADIATION DOSE ilO4 RAD Si) in devices having a preirradiation value of 2 nA/cm2 [6] . In- hardened devices after doses of lo5 rad (Si). Ionizing radiation does not increase the number of localized regions of high dark current density (i.e., dark current spikes). 
Transient Ionization Effects
Charge-coupled devices are extremely sensitive to transientradiation-induced loss of stored information since they are very sensitive photosensors. The ionizing radiation creates electron-hole pairs in the bulk silicon, and those minority carriers generated within a diffusion length L of the CCD potential wells will be collected. Hence, the ionizing radiation dose y at which the CCD becomes saturated with the radiation-induced charge is given by [ 121
where NFW full-well capacity in charge carriers, W width of the depletion region, gr ,electron-hole pair generation rate constant for ionizing radiation, Abit the surface area of one CCD bit.
For a surface channel device with NFw = 1.7 X 107 electrons, L = 150 microns, Abit = 6 mi12, and using gr = 4.3 X 1013 electron-hole pairs/cm3 rad (Si), the wells are predicted to saturate after a dose only 0.7 rad (Si). The experimental saturation dose for this device was found to be 1 rad (Si) [6] . The CCD saturation dose can be increased approximately an order of magnitude by reducing the effective depth (L + W) of the collection volume associated with each CCD bit to 10 microns.
In some applications, the amount of time required to recover normal device operation after a radiation pulse is important, It has been observed that the excess charge generated in a CCD is removed at a rate which is a function of the CCD clock frequency f, for a given dose 1131. See Fig. 10 . Additional analysis indicates a recovery time dependence on CCD well capacity NFw , since the quantity of charge carriers transported out of a CCD during a clock period is limited by the well capacity. Hence, the CCD recovery time TR after a pulse of ionizing radiation can be approximated by g-y ~cclll TR I--bwfc where V, ou is the collection volume of one CCD bit. However,. the data in Fig. 10 show that the recovery time does not increase linearily with ,radiation pulse dose. This effect can probably be attributed to electron-hole pair recombination and direct carrier removal through the output diode for large overload doses. Device burnout can be prevented by simply current limiting the-power supply leads to the CCD diodes. This technique has been employed successfully for dose rates up to lOa1 rad Ws C61.
Implicit in this pulsed radiation saturation discussion has been the assumption that the radiation dose is delivered in a period of time that is much shorter than the time a given potential well exists in the CCD. The background radiation level that results in CCD-well saturation depends on the time a given depletion region exists in the CCD. For a device operating in the integration mode, the wells fill with charge primarily during the integration time, while in the continuous mode of operations, the time a potential well remains in the device is given by the product of the device length in (bits) and the shift register clock period. Surface channel devices have a higher saturation level since in general they have a larger charge handling capacity per unit gate area.
DISPLACEMENT DAMAGE EFFECTS Fast neutrons create bulk trapping centers in silicon which cause a decrease in transfer efficiency primarily in buried channel devices and an increase in the bulk component of the dark current density in both surface and buried channel structures. The transfer inefficiency E in a buried channel CCD for a single level of traps is related to the bulk trap density Nt by The measurement of the transfer inefficiency as a function of the time the bulk traps are allowed to empty is known as the "double-pulse" technique. The fit of the transfer inefficiency equation to the double-pulse data before neutron irradiation is showninFig. 11 [16] .
Increased trapping effects in neutron irradiated n-buried channel CCD's are insignificant for fluences less than lo1 1 n/cm2 (-15 MeV average) [ 161. The linear transfer inefficiency increase in the 10 l l -lo1 3 n/cm2 fluence range is shown in Fig. 12 . After 1013 n/cm2 (-15 meV average) the transfer efficiency at 295 K was reduced to 0.992, making the devices unsuitable for most applications. The degradation obserced after 15MeV neutron bombardment is expected to be 2.5-3 times greater than the value for a l-MeV equivalent neutron fluence [ 171 . Neutron irradiation produces several trapping levels of unequal density in silicon. Three distinct trap levels have been observed from 77-300 K by use of the double-pulse technique [18] . The energy level (E, -Et) and the creation rate (0,/A@) of the bulk traps are given in Table I . Similar trapping levels have been observed in other types of irradiated silicon devices [ 191 . Bulk traps are created during neutron bombardment in both surface and buried channel CCD structures. However, the volume occupied by a charge packet in a surface channel device is more than an order of magnitude smaller than the volume in a buried channel structure. Consequently, the transfer efficiency in a surface channel is less sensitive to increases in bulk trap density since the charge packets interact with fewer bulk traps. See Fig. 13 [6] .
While 50 percent of the fast neutron energy is deposited in silicon via displacement damage, the fraction for gamma rays is much smaller. The bulk trap creation rate for l-MeV photon/cm2 is only 1 X 1W3 cm-l
[20] . Hence, bulk damage effects due to gamma irradiation are not significant for doses less than lo6 rad (Si) (2 X 1015 1 MeV gammas/cm2). The carrier removal rates for 1.7 MeV electrons is in the
Little progress has been made in the area of neutron hardening of buried channel CCD's. An obvious technique would be to fabricate a thinner but more heavily doped buried channel so that the signal charge packet would interact with a small number of bulk traps, thereby reducing the transfer efficiency degradation.
The bulk trap level located near mid gap, EC -E, = 0.41 eV, acts as a bulk recombination generation center for dark current in both surface and buried channel devices. An approximate linear increase in dark current density in the 1011-1013 n/cm2 range is shown in Fig. 14 for an n-buried channel device [16] . The surface component of the dark current density did not increase since the total dose equivalence of the 1013 n/cm2 fluence was only approximately lo4 rad (Si). [22] A linear relation between the dark current density increase and the neutron fluence is predicted from a simple consideration of the radiation dependence of the minority carrier life- 
CCD SURFACE DAMAGE HARDENING Structural Optimization
The earliest work on total dose irraditation effects in CCD's identified the major failure mechanisms peculiar to several device structures since a standard CCD design had not then emerged [lo] . The objective was to identify those failure mechanisms inherent in a particular structure so that the optimum design for total dose radiation hard CCD's could be determined. In particular the following were found. 1) A buried channel structure should be used. The charge transfer efficiency in a buried channel device, contrary to surface channel CCD's, is not degraded by an increase in the interface-state trap density after irradiation.
2) An n-buried channel CCD structure is preferred. The flatband voltage shift for a given oxide structure during irradiation is minimized when the gate electrodes are negative with respect to the channel potential.
3) The n-buried channel CCD output diode should be capable of being reversed biased to a voltage which will allow the channel to remain depleted after irradiation. The negative flatband voltage shift in an n-buried channel structure causes the buried channel to be driven out of depletion. A few volts of flatband shift can be automatically accommodated by biasing the output diode to a value several volts in excess of the preirradiation bias required to deplete the buried channel.
4) The design should use a planar channel insulator (no stepped oxide) and only one type of electrode material. This is necessary to eliminate differences in the flatband voltage shift under adjacent electrodes, since such differences can reduce or eliminate potential barriers which can result in reduced well capacity and increased charge transfer inefficiency.
5) The use of undoped polysilicon for interelectrode isolation should be avoided. Experience on two different types of devices has shown that total doses of 1 to 3 X lo4 rad (Si) cause channeling in the isolation regions with resulting deterioration in device performance [lo] .
6) The input structure should be compatible with the operation of a threshold insensitive input technique if an analog input is required.
Hard Oxide Technology
Structural optimization alone is not sufficient to enable CCD's fabricated using standard gate oxide techniques to satisfy the total dose radiation requirements for most space and strategic applications. The approach taken in the development of a radiation-hard insulator for CCD's was to modify the proc.-ess used in the fabrication of radiation-hard CMOS devices.
[24], [25] An outline of the fabrication steps for a radiationhard n-buried channel process is shown in Fig. 15 [26] . Some of the process variations which have significant effect on the CCD hardness are the following. 1) A field oxide is grown and stripped to remove the damaged surface in the region where the gate oxide is to be grown.
2) The number of high-temperature processing steps required after the growth of the gate oxide is minimized by performing source-drain diffusions and bulk-state gettering prior to the growth of the gate oxide. The choice of a 925'C pyrogenie oxide was made for the same reason (i.e., faster growth rate).
3) The buried channel is implanted before the gate oxide is grown. Ion implantation through a radiation-hard oxide may result in reduced radiation hardness even after the implantation produced flatband voltage shift has been annealed.
4) The oxide thickness under all CCD gates is made approximately equal to minimize differences in flatband voltage shift after irradiation. The oxide is made thin as is feasible in order to reduce flatband voltage shift. 5) Eliminate the use of an electron gun for the aluminum metallization. The X-ray radiation dose absorbed during a typical e-beam process (lo6 rad (Si)) seriously degrades oxide radiation hardness for negative gate to channel bias during subsequent radiations [27] .
Both surface and buried channel shift registers have been fabricated using the hard-oxide process.
[25], [28] These devices can be operated after 106 rad (Si) with the preirradiation clock and bias voltages. The postirradiation values for the n-buried channel device parameters, listed in Table II , are acceptable for many radiation environment applications [26] .
The transfer efficiency in surface channel devices fabricated with this radiation-hard oxide was seriously degraded for doses greater than lo5 rad (Si) [25] . See Table III . A severe increase in interface-state trapping required the use of a 50 percent bias charge to obtain a transfer efficiency of 0.992 after lo6 rad Fig. 15 . Outline of optimum radiation-hard n-buried channel CCD fabrication process.
(Si). The dark current density and threshold voltage shift after lo6 rad (Si) were approximately equal to the values observed in the buried channel structure. It should be noted that the pyrogenic CCD hard oxide process described is insensitive to total dose radiation effects only for negative gate to channel bias (i.e., p-surface channel and n-buried channel). The flatband shift for positive gate to channel bias, shown in Fig. 16 , is quite large. Bulk silicon damage effects in neutron-irradiated radiation hard devices do not differ from those in unhardened structures.
IRRADIATION EFFECTS AT CRYOGENIC TEMPERATURES
CCD's are being considered for use in space and infrared imaging systems both as infrared (IR) detectors and as signal processors for IR focal plane arrays at low temperatures. However, several studies have shown that charge buildup in Si02 is more rapid in devices irradiated at low temperatures. [29] , [30] Large flatband voltage shifts are observed during 77 K irradiation, in oxides which are radiation hard at room temperature [31] . The increased charge trapping effects at low temperatures in the CCD radiation hard oxide shown in Fig.  17 make these devices unsuitable for most 77 K applications after a dose of 5 X IO4 rad (Si) [32] . Several techniques (alternate insulators, metal nitride oxide structures, and aluminum implanted oxides) have been suggested for improving the low-temperature radiation behavior of MIS structures [33] , but their use in CCD fabrication has not been reported. IEEE TRANSACTIONS ON COMFONEN-IS, HYBRIDS, AND MANUFACTURING TEKHNOLOGY, VOL. CHMT-1, NO. 4, DECEMBER 1978 The holes generated in the oxide during a liquid nitrogen temperature irradiation are trapped almost immediately producing a nearly uniform density of positive charge in the oxide. The resultant flatband voltage shift is proportional to the oxide thickness squared and has a value of -2.0 V/lo4 rad (Si) for a 1000 A oxide if all the generated holes are trapped uniformly [34] . The fraction of the holes trapped is independent of gate voltage polarity for small doses, but is a function of the electric field strength in the oxide. [35] Several techniques have been employed to anneal the'excess flatband voltage shift observed in devices irradiated at low temperatures. These include: photodepopulation of the traps, field-aided emission of holes from traps, and thermal annealing [36] . Room temperature radiation hard oxides show some recovery even at 85 K, but the annealing process is accelerated at temperatures greater than 125 K [37] .
The excess low-temperature irradiation threshold voltage shift observed in the room-temperature radiation-hard CCD was annealed by warming the device to room temperature [32] . After retooling the CCD, threshold voltage shift was approximately equal to the shift which would have been observed if the devices had been irradiated at 300 K and then cooled. The input gate threshold voltage shift for several irradiation-anneal cycles is shown in Fig. 20 . The dotted lines indicate the threshold voltage shift during the thermal annealing process (approximately 20 min were required to warm the dewar). The first peak in Fig. 20 corresponds to a dose of 3 X lo4 rad at 85 K. The second and third peaks are the shifts for incremental doses of 5 X lo4 rad at 85 K. Normal CCD clock and bias voltages were applied to the device during the irradiation-annealing sequence. The residual shift at liquid nitrogen temperatures increased to -0.5 V after I'.3 X lo6 rad as expected from 300 K irradiation results. A residual shift of up to 
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-5 V might be expected for a typical nonhardened oxide subjected to the same irradiation-annealing cycle. The flatband voltage shift in the CCD hard oxide during irradiation at 4.2 K has been recently been found to be identical to the shift for 77 K irradiation [38] . However, it has also been shown that the MNOS approach offers considerable improvement in the radiation hardness of capacitors irradiated at 77 K [39] . This technique may be useful for radiation-hard devices at 4.2 K.
The limited amount of experimental data available suggest that the permanent bulk silicon damage caused by fast neutrons in CCD's irradiated at 80 K and 294 K is similar [ 161 . The energy and density of the N -1 trap level was independent of irradiation temperature (80 K or 294 K) and irradiation bias. However, the transfer inefficiency in a buried channel device will change as the temperature is varied since the bulk trap emission time constant is temperature dependent [14] . The shift of the double-pulse transfer inefficiency curve to longer times between bursts with reduction in CCD operating temperature is shown in Fig. 21 . [ 181 At 80 K, the emission time constant for the trap level (N -3), which controls the transfer loss at 294 K, has increased to a time much longer than 1 s. Consequently, these traps remain filled during the usual times involved in the double-pulse measurement and do not contribute to loss of signal charge in the CCD. The post neutron irradiation transfer loss at 80 K is dominated by the lower density N -1 trap level. The reduced transfer inefficiency at 80 K is compared to the 294 K values in Fig. 22 [ 161, 
SUMMARY
The previous sections of this paper have presented an overview of the current state-of-the-art of radiation effects and hardening techniques. The key points presented are listed below.
1) CCD's are sensitive to both surface and bulk damage effects due to radiation. Devices fabricated using standard commercial gate oxide technologies are unable to satisfy the total dose requirements for most space and strategic requirements.
2) An n-buried channel device is the least radiation sensitive structure for total ionizing dose effects.
3) The neutron induced degradation of the charge transfer efficiency is greater in buried channel devices than in surface channel devices. 4) Only a limited increase in the total dose radiation tolerance of CCD's can be achieved by means of structural and operational considerations alone. A radiation-hard oxide technology is required to satisfy system radiation requirements. 5) CCD's are extremely sensitive to transient upset effects. Increased tolerance can be achieved by thinning. Device burnout is prevented by current limiting the power supplies.
6) An megarad-hardened n-buried channel hard CCD technology has been developed, and simple linear radiation hard shift registers have been fabricated with the optimized structure. 7) Total ionizing dose effects are more severe for irradiation at 77 K. Ordinary room-temperature radiation hardening techniques do not apply for irradiation at liquid nitrogen tempera- Abstract-A program is described where long-term reliability data on contemporary electronic components under a fluid pressure environment were accumulated. Resistors, capacitors, diodes, Integrated circuits, inductors, and preamplifier modules that showed excellent short-term immunity to pressure were pressure-cycled five times and stored in silicone oil at 10 000 lbf/in2 (deep ocean pressure) for five years. The test results of these six classes of components (750 individual components) indicate that the high-pressure oil is not a harsh environment if the components and oil are properly selected and screened.
I. INTRODUCTION E MPHASIS on undersea exploration
and exploitation creates a demand for increasingly complex undersea data acquisition systems that must withstand deep ocean pressure. Two packaging approaches are possible.
1) The equipment can be sealed in rigid pressure-proof containers with pressure-proof seals.
2) The equipment can be constructed using pressuretolerant electronics (PTE) housed in a waterproof thin-walled container, oil-filled and pressure-balanced to the sea. Fig. 1 [l] describes the pressures encountered in undersea applications. Since the pressure can be quite high, rigid pressure-proof containers are difficult to make, and a comparison of the two approaches show that packaging of PTE is a more cost-effective technique [2] , [3] . Contributing to the advantages of packaging PTE are simplified sealing and near-zero pressure differential between the inside and outside.
With the advent of solid-state electronic equipment in the late 1950's, the possibility of operating electronics systems in an oil-pressure environment became apparent, and a number of feasibility programs were initiated by the Navy [4] industry [6] -[8] . Investigations proved that the parameters of the transistor were essentially independent of pressure effects and inert oil had no serious short-term contaminating effect on the surface of passivated and barrier-coated semiconductors. Extensive passive component testing followed, and a large number of components, virtually every class, were found to be useful at deep ocean pressure [9] . Generally speaking, components that are structurally homogeneous and free from air voids are potentially satisfactory PTE components. At the Navy Ship Research and Development Center at Annapolis, MD, activity was focused on physical and physiochemical aspects of PTE [lo] -[ 161. The Naval Undersea Center at Hawaii performed electronic component device testing and characterization [ 17]- [22] .
Several manufacturers have applied PTE to relatively complex data acquisition systems. These helped establish PTE as a 0148-641 l/78/1200-0365$00.75 0 1978 IEEE
